Model of Arm Core
The goal is to build a processor model similar to Arm11 v6 ISA that can be used in full system simulation.
Status
- we have an 8 stage pipeline model
- data processing, load store and few co-processor instructions completed
- need to implement branch and multiple instructions